External Memory Interface Timing
9-36
Figure 9–25. Inactive Bus States for STRB and MSTRB
H3
H1
(X)A
(X)D
(X)R/W
(M)STRB
(X)RDY
Write data
(X)RDY ignored
Bus inactive