Texas Instruments TMS320C3x User Manual

Page 752

Advertising
background image

Index

Index-11

MSB, definition

D-5

MSTRB signal

9-3, 9-15

multiple processors, sharing global memory

7-13

multiplication, floating-point, examples

5-29–5-31

multiplier

definition

D-5

floating-point/integer

2-8

multiply

floating-point value instruction (MPYF)

13-146

integer instruction (MPYI)

13-159

or CPU operation with a parallel store, instruction

word format

8-29

multiprocessor

counter manipulation, example

7-16

support, through interlocked operations

7-13

N

negate

floating-point value instruction (NEGF)

13-174

integer instruction (NEGI)

13-178

negative

condition flag

13-29

integer with borrow instruction (NEGB)

13-173

nested block repeats

7-8

no operation instruction (NOP)

13-181

normalization, floating-point value

5-37–5-38

normalize instruction (NORM)

13-182

flowchart

5-38

using

5-37–5-38

O

output value formats

13-28

overflow

5-41

condition flag

13-29

flag (OV) bit, definition

D-6

P

parallel

addressing modes

2-17, 13-25–13-26

instruction set summary table

13-17–13-19

multiplies and adds, instruction word for-

mat

8-30

parallel Instructions

ADDI3 and STI

13-60–13-61

FIX and STI

13-101–13-102

parallel instructions

ABSF and STF

13-42–13-43

ABSI and STI

13-46–13-47

ADDF3 and STF

13-55–13-56

ASH3 and STI

13-76–13-78

FLOAT and STF

13-105–13-106

LDF and LDF

13-119–13-120

LDF and STF

13-121

LDI and LDI

13-129–13-130

LDI and STI

13-131–13-132

LSH3 and STI

13-141–13-144

MPYF3 and ADDF3

13-149–13-152

MPYF3 and STF

13-153–13-154

MPYF3 and SUBF3

13-155–13-158

MPYI3 and ADDI3

13-163–13-166

MPYI3 and STI

13-167–13-168

MPYI3 and SUBI3

13-169–13-172

NEGF and STF

13-176–13-177

NEGI and STI

13-179–13-180

NOT and STI

13-186–13-187

OR3 and STI

13-192–13-193

STF and STF

13-217–13-218

STI and STI

13-221–13-222

SUBF3 and STF

13-232–13-233

SUBI3 and STI

13-237–13-238

XOR3 and STI

13-252–13-254

PC-relative addressing

6-19–6-20

period register (timer)

12-3, 12-7

peripheral

bus

definition

D-6

memory-mapped registers

TMS320C30

4-10

TMS320C31

4-11

TMS320C32

4-13

peripherals on

DMA controller

12-48–12-68

serial port

12-15–12-47

timers

12-2

register diagram

2-22

serial ports

2-23

timers

2-23

modules, block diagram

2-22

Advertising