Texas Instruments TMS320C3x User Manual

Page 440

Advertising
background image

DMA Controller

12-61

Peripherals

Table 12–7. CPU/DMA Interrupt-Enable Register Bits

Abbreviation

Reset

Value

Description

EINT0 (CPU)

0

CPU external interrupt 0 enable

EINT1 (CPU)

0

CPU external interrupt 1 enable

EINT2 (CPU)

0

CPU external interrupt 2 enable

EINT3 (CPU)

0

CPU external interrupt 3 enable

EXINT0 (CPU)

0

CPU serial port 0 transmit interrupt enable

ERINT0 (CPU)

0

CPU serial port 0 receive interrupt enable

EXINT1 (CPU)

0

CPU serial port 1 transmit interrupt enable (’C30 only)

ERINT1 (CPU)

0

CPU serial port 1 receive interrupt enable (’C30 only)

ETINT0 (CPU)

0

CPU timer0 interrupt enable

ETINT1 (CPU)

0

CPU timer1 interrupt enable

EDINT (CPU)

0

CPU DMA controller interrupt enable (’C30 and ’C31 only)

EDINT0 (CPU)

0

CPU DMA0 controller interrupt enable (’C32 only)

EDINT1 (CPU)

0

CPU DMA1 controller interrupt enable (’C32 only)

EINT0 (DMA)

0

DMA external interrupt 0 enable (’C30 and ’C31 only)

EINT1 (DMA)

0

DMA external interrupt 1 enable (’C30 and ’C31 only)

EINT2 (DMA)

0

DMA external interrupt 2 enable (’C30 and ’C31 only)

EINT3 (DMA)

0

DMA external interrupt 3 enable (’C30 and ’C31 only)

EINT0 (DMA0)

0

DMA0 external interrupt 0 enable (’C32 only)

EINT1 (DMA0)

0

DMA0 external interrupt 1 enable (’C32 only)

EINT2 (DMA0)

0

DMA0 external interrupt 2 enable (’C32 only)

EINT3 (DMA0)

0

DMA0 external interrupt 3 enable (’C32 only)

EXINT0 (DMA)

0

DMA serial port 0 transmit interrupt enable
(’C30 and ’C31 only)

ERINT0 (DMA)

0

DMA serial port 0 receive interrupt enable
(’C30 and ’C31 only)

EXINT1 (DMA)

0

DMA serial port 1 transmit interrupt enable (’C30 only)

ERINT1 (DMA)

0

DMA serial port 1 receive interrupt enable (’C30 only)

EXINT0 (DMA0)

0

DMA0 serial port 1 transmit interrupt enable (’C32 only)

ERINT0 (DMA1)

0

DMA1 serial port 1 receive interrupt enable (’C32 only)

Advertising