Digi NS9750 - Manual (Page 106)

M e m o r y M a n a g e m e n t U n i t ( M M U )
8 2 N S 9 7 5 0 H a r d w a r e R e f e r e n c e
The translation process always begins in the same way — with a level-one fetch. A
section-mapped access requires only a level-one fetch, but a page-mapped access
requires an additional level-two fetch.
Translation table base
The hardware translation process is initiated when the TLB does not contain a
translation for the requested MVA. R2: Translation Table Base (TTB) register points to
the base address of a table in physical memory that contains section or page
descriptors, or both. The 14 low-order bits [13:0] of the TTB register are
UNPREDICTABLE
on a read, and the table must reside on a 16 KB boundary.
Figure 24 shows the format of the TTB register.
Figure 24: R2: Translation Table base register
The translation table has up to 4096 x 32-bit entries, each describing 1 MB of virtual
memory. This allows up to 4 GB of virtual memory to be addressed.
31 0 14 13
Translation table base