Digi NS9750 User Manual

Page 195

Advertising
background image

w w w . d i g i e m b e d d e d . c o m

1 7 1

M e m o r y C o n t r o l l e r

Table 99 shows the outputs from the memory controller and the corresponding inputs
to the 256M SDRAM (8Mx32, pins 13 and 14 used as bank selects).

1

1

15

3

0

0

14

2

Output address
(

ADDROUT

)

Memory device
connections

AHB address to row
address

AHB address to
column address

14

BA1

11

11

13

BA0

10

10

12

12

24

-

11

11

23

-

10

10/AP

22

AP

9

9

21

-

8

8

20

-

7

7

19

9

6

6

18

8

5

5

17

7

4

4

16

6

3

3

15

5

2

2

14

4

1

1

13

3

0

0

12

2

Table 99: Address mapping for 256 SDRAM (8Mx32, RBC)

Output address
(

ADDROUT

)

Memory device
connections

AHB address to row
address

AHB address to
column address

Table 98: Address mapping for 128 SDRAM (16Mx8, RBC)

Advertising