Digi NS9750 User Manual

Page 18

Advertising
background image

xvi

HcHCCA register ................................................................739
HcPeriodCurrentED register...................................................740
HcControlHeadED register.....................................................741
HcControlCurrentED register..................................................742
HcBulkHeadED register ........................................................743
HcBulkCurrentED register .....................................................744
HcDoneHead register...........................................................746
HcFmInterval register ..........................................................747
HcFmRemaining register.......................................................748
HcFmNumber register..........................................................749
HcPeriodicStart register .......................................................750
HcLsThreshold register.........................................................751
Root hub partition registers...................................................752
HcRhDescriptorA register......................................................753
HcRhDescriptorB register ......................................................755
HcRhStatus register ............................................................756
HcRhPortStatus[1] register ....................................................759

USB Device Block registers ...........................................................765

Device Descriptor/Setup Command register................................765
Endpoint Descriptor #0–#11 registers ........................................766

USB Device Endpoint FIFO Control and Data registers ...........................767

FIFO Interrupt Status registers ...............................................769
FIFO Interrupt Enable registers...............................................776
FIFO Packet Control registers.................................................780
FIFO Status and Control registers ............................................781

C h a p t e r 1 7 :

T i m i n g

............................................................................................................787

Electrical characteristics .............................................................788

Absolute maximum ratings ....................................................788
Recommended operating conditions.........................................788
Maximum power dissipation...................................................789
Typical power dissipation .....................................................789

DC electrical characteristics.........................................................790

Inputs .............................................................................790
Outputs...........................................................................791

Reset and edge sensitive input timing requirements ............................792
Power sequencing .....................................................................794

Advertising