Digi NS9750 User Manual
Page 203
Advertising
w w w . d i g i e m b e d d e d . c o m
1 7 9
M e m o r y C o n t r o l l e r
Table 109 shows the outputs from the memory controller and the corresponding
inputs to the 128M SDSRAM (4Mx32, pins 13 and 14 used as bank selects).
1
1
12
3
0
0
11
2
Output address
(
ADDROUT
)
Memory device
connections
AHB address to row
address
AHB address to
column address
14
BA1
23
23
13
BA0
22
22
12
-
-
-
11
11
21
-
10
10/AP
20
AP
9
9
19
-
8
8
18
-
7
7
17
9
6
6
16
8
5
5
15
7
4
4
14
6
3
3
13
5
2
2
12
4
1
1
11
3
0
0
10
2
Table 109: Address mapping for 128M SDRAM (4Mx32, BRC)
Output address
(
ADDROUT
)
Memory device
connections
AHB address to row
address
AHB address to
column address
Table 108: Address mapping for 64M SDRAM (8Mx8, BRC)
Advertising