Fifo interrupt status 2 register – Digi NS9750 User Manual

Page 797

Advertising
background image

w w w . d i g i e m b e d d e d . c o m

7 7 3

U S B C o n t r o l l e r M o d u l e

FIFO Interrupt Status 2 register

Address: 9010 3020

Register bit assignment

D06

RW1TC

NACK3

0

Endpoint 1 negative acknowledge status. See Table 449,
“USB device endpoint status,” on page 770.

D05

RW1TC

ERROR3

0

Endpoint 1 error status. See Table 449, “USB device
endpoint status,” on page 770.

D04:00

N/A

Reserved

N/A

Not valid in DMA mode.

Bits

Access

Mnemonic

Reset

Description

D31

RW1TC

ACK10

0

Endpoint 8 acknowledges status. See Table 449, “USB
device endpoint status,” on page 770.

D30

RW1TC

NACK10

0

Endpoint 8 negative acknowledgement status. See
Table 449, “USB device endpoint status,” on page 770.

D29

RW1TC

ERROR10

0

Endpoint 8 error status. See Table 449, “USB device
endpoint status,” on page 770.

D28:24

N/A

Reserved

N/A

Not valid in DMA mode.

D23

RW1TC

ACK9

0

Endpoint 7 acknowledge status. See Table 449, “USB
device endpoint status,” on page 770.

D22

RW1TC

NACK9

0

Endpoint 7 negative acknowledgement status. See
Table 449, “USB device endpoint status,” on page 770.

D21

RW1TC

ERROR9

0

Endpoint 7 error status. See Table 449, “USB device
endpoint status,” on page 770.

Table 452: FIFO Interrupt Status 2 register

Bits

Access

Mnemonic

Reset

Description

Table 451: FIFO Interrupt Status 1 register

13

12

11

10

9

8

7

6

5

4

3

2

1

0

15

14

31

29

28

27

26

25

24

23

22

21

20

19

18

17

16

30

Reserved

ERROR

8

Reserved

ACK8 NACK

8

Reserved

ACK7 NACK

7

ERROR

7

ACK

10

NACK

10

ERROR

10

ERROR

9

NACK

9

ACK9

Reserved

Advertising