Digi NS9750 User Manual

Page 218

Advertising
background image

D y n a m i c m e m o r y c o n t r o l l e r

1 9 4

N S 9 7 5 0 H a r d w a r e R e f e r e n c e

Table 128 shows the outputs from the memory controller and the corresponding
inputs to the 16M SDRAM (2Mx8, pin 14 used as a bank select).

Output address
(

ADDROUT

)

Memory device
connections

AHB address to row
address

AHB address to
column address

14

-

-

-

13

BA

20

20

12

-

-

-

11

-

-

-

10

10/AP

19

AP

9

9

18

-

8

8

17

-

7

7

16

8

6

6

15

7

5

5

14

6

4

4

13

5

3

3

12

4

2

2

11

3

1

1

10

2

0

0

9

**

Table 127: Address mapping for 16M SDRAM (1Mx16, BRC)

Output address
(

ADDROUT

)

Memory device
connections

AHB address to row
address

AHB address to
column address

14

BA

21

21

13

-

-

-

12

-

-

-

11

-

-

-

10

10/AP

20

AP

Table 128: Address mapping for 16M SDRAM (2Mx8, BRC)

Advertising