Register bit assignment – Digi NS9750 User Manual
Page 463
w w w . d i g i e m b e d d e d . c o m
4 3 9
P C I - t o - A H B B r i d g e
PCI Bridge AHB-to-PCI IO Address Translate register
Address: A030 003C
The PCI Bridge AHB-to-PCI IO Address Translate register translates the AHB addresses
sent to the PCI-to-AHB bridge to the appropriate PCI IO addresses.
Register bit assignment
PCI Bridge PCI to AHB Memory Address Translate 0
Address: A030 0040
The PCI Bridge PCI-to-AHB Memory Address Translate 0 register translates the PCI
memory addresses to the appropriate AHB memory addresses.
Bits
Access
Mnemonic
Reset
Description
D31:12
Hardwired to
0
Reserved
N/A
N/A
D11:00
R/W
PALT8VAL
0x000
Bits [31:20] of PCI IO address when AHB
addresses PCI IO space.
Table 275: PCI Bridge AHB-to-PCI IO Address Translate register
Reserved
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
31
29
28
27
26
25
24
23
22
21
20
19
18
17
16
30
PALT8VAL
Reserved
Reserved
13
12
11
10
9
8
7
6
5
4
3
2
1
0
15
14
31
29
28
27
26
25
24
23
22
21
20
19
18
17
16
30
MALT3VAL
MALT2VAL
MALT1VAL
MALT0VAL
MALT2VAL
Reserved
s