Digi NS9750 User Manual

Page 298

Advertising
background image

S y s t e m a t t r i b u t e s

2 7 4

N S 9 7 5 0 H a r d w a r e R e f e r e n c e

reset_done

Bootup mode

0

Boot from SDRAM using serial SPI EEPROM

1

Boot from flash/ROM

gpio[19]

PLL BP (PLL bypass)

0

PLL bypassed

1

PLL not bypassed

gpio[17], gpio[12],
gpio[10], gpio[8],
gpio[4]

PLL ND[4:0] (PLL multiplier, ND+1)

See Table 169: "PLL ND[4:0] multiplier values."

gpio[2], gpio[0]

PLL FS[1:0] (PLL frequency select)

GPIO

FS

Divide by

10

00

1

11

01

2

00

10

4

01

11

8

Register configuration:
gpio 17, 12, 10, 8, 4

Multiplier

11010

32

00100

31

11000

30

11001

29

11110

28

11111

27

11100

26

11101

25

10010

24

10011

23

10000

22

Table 169: PLL ND[4:0] multiplier values

Pin name

Configuration bits

Table 168: Configuration pins — Bootstrap initialization

Advertising