Digi NS9750 - Manual (Page 196)

D y n a m i c m e m o r y c o n t r o l l e r
1 7 2 N S 9 7 5 0 H a r d w a r e R e f e r e n c e
Table 100 shows the outputs from the memory controller and the corresponding
inputs to the 256M SDRAM (16Mx16, pins 13 and 14 used as bank selects).
Table 101 shows the outputs from the memory controller and the corresponding
inputs to the 256M SDRAM (32Mx8, pins 13 and 14 used as bank selects).
Output address
(
ADDROUT )
Memory device
connections AHB address to row
address AHB address to
column address
14 BA1 11 11
13 BA0 12 12
12 12 25 -
11 11 24 -
10 10/AP 23 AP
9 9 22 -
8 8 21 10
7 7 20 9
6 6 19 8
5 5 18 7
4 4 17 6
3 3 16 5
2 2 15 4
1 1 14 3
0 0 13 2
Table 100: Address mapping for 256M SDRAM (16Mx16, RBC)
Output address
(
ADDROUT )
Memory device
connections AHB address to row
address AHB address to
column address
14 BA1 13 13
13 BA0 12 12
12 12 26 -
Table 101: Address mapping for 256M SDRAM (32Mx8, RBC)