Digi NS9750 - Manual (Page 213)

w w w . d i g i e m b e d d e d . c o m 1 8 9
M e m o r y C o n t r o l l e r
Table 122 shows the outputs from the memory controller and the corresponding
inputs to the 128M SDRAM (16Mx8, pins 13 and 14 used as bank selects).
11 11 23 -
10 10/AP 22 AP
9 9 21 -
8 8 20 9
7 7 19 8
6 6 18 7
5 5 17 6
4 4 16 5
3 3 15 4
2 2 14 3
1 1 13 2
0 0 12 **
Output address
(
ADDROUT )
Memory device
connections AHB address to row
address AHB address to
column address
14 BA1 11 11
13 BA0 12 12
12 - - -
11 11 24 -
10 10/AP 23 AP
9 9 22 10
8 8 21 9
7 7 20 8
Table 122: Address mapping for 128M SDRAM (16Mx8, RBC)
Output address
(
ADDROUT )
Memory device
connections AHB address to row
address AHB address to
column address
Table 121: Address mapping for 128M SDRAM (8Mx16, RBC)