Digi NS9750 User Manual

Page 796

Advertising
background image

U S B D e v i c e E n d p o i n t F I F O C o n t r o l a n d D a t a r e g i s t e r s

7 7 2

N S 9 7 5 0 H a r d w a r e R e f e r e n c e

Register bit assignment

Bits

Access

Mnemonic

Reset

Description

D31

RW1TC

ACK6

0

Endpoint 4 acknowledge status. See Table 449, “USB
device endpoint status,” on page 770.

D30

RW1TC

NACK6

0

Endpoint 4 negative acknowledge status. See Table 449,
“USB device endpoint status,” on page 770.

D29

RW1TC

ERROR6

0

Endpoint 4 error status. See Table 449, “USB device
endpoint status,” on page 770.

D28:24

N/A

Reserved

N/A

Not valid in DMA mode.

D23

RW1TC

ACK5

0

Endpoint 3 acknowledge status. See Table 449, “USB
device endpoint status,” on page 770.

D22

RW1TC

NACK5

0

Endpoint 3 negative acknowledge status. See Table 449,
“USB device endpoint status,” on page 770.

D21

RW1TC

ERROR5

0

Endpoint 3 error status. See Table 449, “USB device
endpoint status,” on page 770.

D20:16

N/A

Reserved

N/A

Not valid in DMA mode.

D15

RW1TC

ACK4

0

Endpoint 2 acknowledge status. See Table 449, “USB
device endpoint status,” on page 770.

D14

RW1TC

NACK4

0

Endpoint 2 negative acknowledge status. See Table 449,
“USB device endpoint status,” on page 770.

D13

RW1TC

ERROR4

0

Endpoint 2 error status. See Table 449, “USB device
endpoint status,” on page 770.

D12:08

N/A

Reserved

N/A

Not valid in DMA mode.

D07

RW1TC

ACK3

0

Endpoint 1 acknowledge status. See Table 449, “USB
device endpoint status,” on page 770.

Table 451: FIFO Interrupt Status 1 register

13

12

11

10

9

8

7

6

5

4

3

2

1

0

15

14

31

29

28

27

26

25

24

23

22

21

20

19

18

17

16

30

Reserved

ERROR

4

Reserved

ACK4 NACK

4

Reserved

ACK3 NACK

3

ERROR

3

ACK6 NACK

6

ERROR

6

ERROR

5

NACK

5

ACK5

Reserved

Advertising