Figure 11-21. acttorw = 2 (2 clock cycles), 3 column address to first data out-cas latency, Figure 11-22. cl = 2 (2 clock cycles) – Freescale Semiconductor MPC8260 User Manual

Page 458: Column address to first data out—cas latency -40, Acttorw = 2 (2 clock cycles) -40, Cl = 2 (2 clock cycles) -40, Section 11.4.6.3, “column, Address to first data out—cas latency, 3 column address to first data out—cas latency

Advertising
Figure 11-21. acttorw = 2 (2 clock cycles), 3 column address to first data out-cas latency, Figure 11-22. cl = 2 (2 clock cycles) | Column address to first data out—cas latency -40, Acttorw = 2 (2 clock cycles) -40, Cl = 2 (2 clock cycles) -40, Section 11.4.6.3, “column, Address to first data out—cas latency, 3 column address to first data out—cas latency | Freescale Semiconductor MPC8260 User Manual | Page 458 / 1360 Figure 11-21. acttorw = 2 (2 clock cycles), 3 column address to first data out-cas latency, Figure 11-22. cl = 2 (2 clock cycles) | Column address to first data out—cas latency -40, Acttorw = 2 (2 clock cycles) -40, Cl = 2 (2 clock cycles) -40, Section 11.4.6.3, “column, Address to first data out—cas latency, 3 column address to first data out—cas latency | Freescale Semiconductor MPC8260 User Manual | Page 458 / 1360
Advertising
See also other documents in the category Freescale Semiconductor Hardware: