2 risc timer command register (tm_cmd), Figure 14-10. risc timer command register (tm_cmd), Table 14-12. tm_cmd field descriptions – Freescale Semiconductor MPC8260 User Manual

Page 572: 3 risc timer table entries, Risc timer command register (tm_cmd) -24, Risc timer table entries -24, Tm_cmd field descriptions -24

Advertising
background image

Communications Processor Module Overview

MPC8260 PowerQUICC II Family Reference Manual, Rev. 2

14-24

Freescale Semiconductor

14.6.2

RISC Timer Command Register (TM_CMD)

Figure 14-10

shows the RISC timer command register (TM_CMD).

TM_CMD fields are described in

Table 14-12

.

14.6.3

RISC Timer Table Entries

The 16 timers are located in the block of memory following the TM_BASE location; each timer occupies
4 bytes. The first half-word forms the initial value of the timer written during the execution of the

SET

TIMER

command and the next half-word is the current value of the timer that is decremented until it reaches

zero. These locations should not be modified by the user. They are documented only as a debugging aid
for user code. Use the

SET

TIMER

command to initialize table values.

14.6.4

RISC Timer Event Register (RTER)/Mask Register (RTMR)

The RTER is used to report events recognized by the 16 timers and to generate interrupts. RTER can be
read at any time. Bits are cleared by writing ones; writing zeros does not affect bit values.

The RISC timer mask register (RTMR) is used to enable interrupts that can be generated in the RTER.
Setting an RTMR bit enables the corresponding interrupt in the RTER; clearing a bit masks the
corresponding interrupt. An interrupt is generated only if the RISC timer table bit is set in the SIU interrupt
mask register; see

Section 4.3.1.5, “SIU Interrupt Mask Registers (SIMR_H and SIMR_L).

0

1

2

11

12

15

Field

V

R

TN

16

31

Field

TIMER PERIOD (TP)

Figure 14-10. RISC Timer Command Register (TM_CMD)

Table 14-12. TM_CMD Field Descriptions

Bits

Name

Description

0

V

Valid. This bit should be set to enable the timer and cleared to disable it.

1

R

Restart. Should be set for an automatic restart or cleared for a one-shot operation of the timer.

2–11

Reserved. These bits should be written with zeros.

12–15

TN

Timer number. A value from 0–15 signifying which timer to use—an offset into the timer table entries.

16–31

TP

Timer period. The 16-bit timeout value of the timer is zero-based. The minimum value is 1 and is
programmed by writing 0x0000 to the timer period.The maximum value of the timer is 65,536 and is
programmed by writing 0xFFFF.

Advertising