Renesas SH7781 User Manual

Page 1287

Advertising
background image

24. Multimedia Card Interface (MMCIF)

Rev.1.00 Jan. 10, 2008 Page 1257 of 1658

REJ09B0261-0100

End of command sequence

Set DATAEN to 1

DRPI interrupt

detected?

No

Yes

DBSYI interrupt

detected?

No

Yes

CRCERI

or WRERI interrupt

detected?

Yes

No

No

DTERI interrupt

detected?

Yes

No

BTI interrupt

detected?

No

Yes

TBNCR = n (DRPI)?

No

Yes

DTBUSY detected?

No

Yes

FRDYI interrupt

detected or DMA transfer

end?

No

Yes

Clear DMACR to H'00

DMA transfer end?

Yes

DTI interrupt

detected?

No

Yes

1

2

Set CMDOFF to 1

Clear FIFO

Clear DMACR to H'00

Execute CMD12 or Stop Tran

Set CMDOFF to 1

Set CMDOFF to 1

Legend:
n (DRPI): Number of data response interrupts (DRPI) from the start of write sequence

Figure 24.27 (4) Example of Write Sequence Flow (Pre-defined Multiple Block Transfer)

Advertising