3 memory-mapped registers – Renesas SH7781 User Manual

Page 69

Advertising
background image

2. Programming Model

Rev.1.00 Jan. 10, 2008 Page 39 of 1658

REJ09B0261-0100

2.3

Memory-Mapped Registers

Some control registers are mapped to the following memory areas. Each of the mapped registers
has two addresses.

H'1C00 0000 to H'1FFF FFFF
H'FC00 0000 to H'FFFF FFFF

These two areas are used as follows.

• H'1C00 0000 to H'1FFF FFFF

This area must be accessed using the address translation function of the MMU.

Setting the page number of this area to the corresponding field of the TLB enables access to a
memory-mapped register.

The operation of an access to this area without using the address translation function of the
MMU is not guaranteed.

• H'FC00 0000 to H'FFFF FFFF

Access to area H'FC00 0000 to H'FFFF FFFF in user mode will cause an address error.
Memory-mapped registers can be referenced in user mode by means of access that involves
address translation.

Note: Do not access addresses to which registers are not mapped in either area. The operation of

an access to an address with no register mapped is undefined. Also, memory-mapped
registers must be accessed using a fixed data size. The operation of an access using an
invalid data size is undefined.

Advertising