Renesas SH7781 User Manual

Page 1411

Advertising
background image

28. General Purpose I/O Ports (GPIO)

Rev.1.00 Jan. 10, 2008 Page 1381 of 1658

REJ09B0261-0100

Pin Name

Port GPIO

Selectable Module

GPIO
Interrupt

SCIF5_SCK/HAC1_SDOUT/
SSI1_SDATA*

1

N PN6

input/output SCIF5/HAC1/SS1

MODE4/SCIF3_TXD/FCLE*

1

N

PN5

input/output

⎯/SCIF3/FLCTL

MODE7/SCIF3_RXD/FALE*

1

N

PN4

input/output

⎯/SCIF3/FLCTL

MODE8/SCIF3_SCK/FD0*

1

N

PN3

input/output

⎯/SCIF3/FLCTL

MODE9/SCIF4_TXD/FD1*

1

N

PN2

input/output

⎯/SCIF4/FLCTL

MODE10/SCIF4_RXD/FD2*

1

N

PN1

input/output

⎯/SCIF4/FLCTL

MODE11/SCIF4_SCK/FD3*

1

N

PN0

input/output

⎯/SCIF4/FLCTL

DEVSEL/DCLKOUT*

2

P

PP5

input/output

PCIC/DU

STOP/CDE*

2

P

PP4

input/output

PCIC/DU

LOCK/ODDF*

2

P

PP3

input/output

PCIC/DU

TRDY/DISP*

2

P

PP2

input/output

PCIC/DU

IRDY/HSYNC*

2

P

PP1

input/output

PCIC/DU

PCIFRAME/VSYNC*

2

P

PP0

input/output

PCIC/DU

INTA

Q PQ4

input/output PCIC

GNT0/GNTIN Q

PQ3

input/output

PCIC

REQ0/REQOUT Q

PQ2

input/output

PCIC

PERR

Q PQ1

input/output PCIC

SERR

Q PQ0

input/output PCIC

WE7/CBE3*

2

R

PR3

input/output

LBSC/PCIC

WE6/CBE2*

2

R

PR2

input/output

LBSC/PCIC

WE5/CBE1*

2

R

PR1

input/output

LBSC/PCIC

WE4/CBE0*

2

R

PR0

input/output

LBSC/PCIC

PCICLK/DCLKIN*

2

⎯ PCIC/DU

SCIF2_RXD/SIOF_RXD*

1

⎯ SCIF2/SIOF

MODE5/SIOF_MCLK*

1

⎯/SIOF

MODE6/SIOF_SYNC*

1

⎯/SIOF

MRESETOUT/IRQOUT*

1

⎯ RESET/INTC

Notes: 1. The module that uses this pin is selected by the peripheral module select registers 1

and 2 (P1MSELR and P2MSELR).

2. The module that uses this pin is selected by the bus mode pins (MODE11 and

MODE12). For the details of bus mode pin setting, refer to the Appendix.

Advertising