Renesas SH7781 User Manual

Page 1408

Advertising
background image

28. General Purpose I/O Ports (GPIO)

Rev.1.00 Jan. 10, 2008 Page 1378 of 1658
REJ09B0261-0100

Table 28.1 Multiplexed Pins Controlled by Port Control Registers

Pin Name

Port GPIO

Selectable Module

GPIO
Interrupt

D63/AD31*

2

A

PA7

input/output

LBSC/PCIC

D62/AD30*

2

A

PA6

input/output

LBSC/PCIC

D61/AD29*

2

A

PA5

input/output

LBSC/PCIC

D60/AD28*

2

A

PA4

input/output

LBSC/PCIC

D59/AD27*

2

A

PA3

input/output

LBSC/PCIC

D58/AD26*

2

A

PA2

input/output

LBSC/PCIC

D57/AD25*

2

A

PA1

input/output

LBSC/PCIC

D56/AD24*

2

A

PA0

input/output

LBSC/PCIC

D55/AD23*

2

B

PB7

input/output

LBSC/PCIC

D54/AD22*

2

B

PB6

input/output

LBSC/PCIC

D53/AD21*

2

B

PB5

input/output

LBSC/PCIC

D52/AD20*

2

B

PB4

input/output

LBSC/PCIC

D51/AD19*

2

B

PB3

input/output

LBSC/PCIC

D50/AD18*

2

B

PB2

input/output

LBSC/PCIC

D49/AD17/DB5*

2

B

PB1

input/output

LBSC/PCIC/DU

D48/AD16/DB4*

2

B

PB0

input/output

LBSC/PCIC/DU

D47/AD15/DB3*

2

C

PC7

input/output

LBSC/PCIC/DU

D46/AD14/DB2*

2

C

PC6

input/output

LBSC/PCIC/DU

D45/AD13/DB1*

2

C

PC5

input/output

LBSC/PCIC/DU

D44/AD12/DB0*

2

C

PC4

input/output

LBSC/PCIC/DU

D43/AD11/DG5*

2

C

PC3

input/output

LBSC/PCIC/DU

D42/AD10/DG4*

2

C

PC2

input/output

LBSC/PCIC/DU

D41/AD9/DG3*

2

C

PC1

input/output

LBSC/PCIC/DU

D40/AD8/DG2*

2

C

PC0

input/output

LBSC/PCIC/DU

D39/AD7/DG1*

2

D

PD7

input/output

LBSC/PCIC/DU

D38/AD6/DG0*

2

D

PD6

input/output

LBSC/PCIC/DU

D37/AD5/DR5*

2

D

PD5

input/output

LBSC/PCIC/DU

D36/AD4/DR4*

2

D

PD4

input/output

LBSC/PCIC/DU

D35/AD3/DR3*

2

D

PD3

input/output

LBSC/PCIC/DU

D34/AD2/DR2*

2

D

PD2

input/output

LBSC/PCIC/DU

Advertising