Renesas SH7781 User Manual

Page 1568

Advertising
background image

31. Register List

Rev.1.00 Jan. 10, 2008 Page 1538 of 1658
REJ09B0261-0100

Module

Name Name

Abbrev.

Power-on

Reset by
PRESET Pin/
WDT/H-UDI

Manual Reset

by

WDT/Multiple

Exception

Sleep/

Deep Sleep by

SLEEP

Instruction

PCIC PCI

power

management interrupt mask

register

PCIPINTM H'0000

0000 Retained

Retained

PCI memory bank register 0

PCIMBR0 H'0000

0000

Retained

Retained

PCI memory bank mask register 0

PCIMBMR0 H'0000

0000 Retained

Retained

PCI memory bank register 1

PCIMBR1 H'0000

0000

Retained

Retained

PCI memory bank mask register 1

PCIMBMR1 H'0000

0000 Retained

Retained

PCI memory bank register 2

PCIMBR2 H'0000

0000

Retained

Retained

PCI memory bank mask register 2

PCIMBMR2 H'0000

0000 Retained

Retained

PCI

I/O

bank

register

PCIIOBR H'0000

0000

Retained Retained

PCI I/O bank master register

PCIIOBMR H'0000

0000 Retained

Retained

PCI cache snoop control register 0

PCICSCR0

H'0000 0000

Retained

Retained

PCI cache snoop control register 1

PCICSCR1

H'0000 0000

Retained

Retained

PCI cache snoop address register 0

PCICSAR0

H'0000 0000

Retained

Retained

PCI cache snoop address register 1

PCICSAR1

H'0000 0000

Retained

Retained

PCI PIO data register

PCIPDR

H'xxxx xxxx

Retained

Retained

Notes: 1. Initial values of ICR0.NMIL and NMIFCR.NMIL depend on the level input to the NMI pin.

2. Initial values depend on the settings of external pin MODE8.

Advertising