Renesas SH7781 User Manual

Page 438

Advertising
background image

11. Local Bus State Controller (LBSC)

Rev.1.00 Jan. 10, 2008 Page 408 of 1658
REJ09B0261-0100

T1

CLKOUT

A25 to A0

CSn

R/

W

RD

D31 to D0

(In reading)

WEn

D31 to D0

(In writing)

BS

Tw

T2

RDY

DACKn

In this example, DACKn is active-high. (The circle indicates the sampling timing.)

: Sampling Timing

Figure 11.9 SRAM Interface Wait Timing (Software Wait Only)

Advertising