26 port k data register (pkdr) – Renesas SH7781 User Manual

Page 1457

Advertising
background image

28. General Purpose I/O Ports (GPIO)

Rev.1.00 Jan. 10, 2008 Page 1427 of 1658

REJ09B0261-0100

28.2.26

Port K Data Register (PKDR)

PKDR is an 8-bit readable/writable register that stores port K data.

0

1

2

3

4

5

6

7

x

x

PK0DT

PK1DT

PK2DT

PK3DT

PK4DT

PK5DT

PK6DT

PK7DT

R/W

R/W

R/W

R/W

R/W

R/W

R/W

R/W

Bit:

Initial value:

R/W:

0

0

x

x

x

x

Bit Bit

Name

Initial
value R/W Description

7 PK7DT

0 R/W

6 PK6DT

0 R/W

5 PK5DT

Pin

input

R/W

4 PK4DT

Pin

input

R/W

3 PK3DT

Pin

input

R/W

2 PK2DT

Pin

input

R/W

1 PK1DT

Pin

input

R/W

These bits store output data of a pin which is used as a
general-purpose output port. When the pin functions as
a general-purpose output port, reading the port will read
out the value of the corresponding bit of this register.

When the pin functions as a general-purpose input port,
reading the port will read out the status of the
corresponding pin.

0 PK0DT

Pin

input

R/W

Advertising