Renesas SH7781 User Manual

Page 1621

Advertising
background image

32. Electrical Characteristics

Rev.1.00 Jan. 10, 2008 Page 1591 of 1658

REJ09B0261-0100

A25 to A0

D31 to D0
(Read)

(SA: IO

← memory)

Legend:
IO: DACK

device

SA:

Single-address DMA transfer

DA:

Dual-address DMA transfer

Note: DACK is configured as active-high.

CLKOUT

RD/

WR

CSn

RD

WEn

BS

RDY

DACKn
(DA)

TS1

T1

T2

TH1

t

RSD

t

RSD

t

WED1

t

WEDF

t

WED1

t

CSD

t

CSD

t

DACD

t

BSD

t

BSD

t

DACD

t

RWD

t

RWD

t

RSD

t

AD

t

AD

t

RDH

t

RDS

DACKn

t

DACD

t

DACD

Figure 32.25 Memory Byte Control SRAM Bus Cycle: Basic Read Cycle

(CSnWCR.IW = 0000, CSnWCR.RDS = 001, CSnWCR.WTS = 001, CSnWCR.RDH = 001,

CSnWCR.WTH = 001)

Advertising