4 bus width, Figure 63. data width and low order address lines, 63 data width and low order address lines – Intel CONTROLLERS 413808 User Manual

Page 548: D[7:0, D[15:0, A[1:0, A[2:1, D[15:8, Bit data is placed on lines

Advertising
4 bus width, Figure 63. data width and low order address lines, 63 data width and low order address lines | D[7:0, D[15:0, A[1:0, A[2:1, D[15:8, Bit data is placed on lines | Intel CONTROLLERS 413808 User Manual | Page 548 / 824 4 bus width, Figure 63. data width and low order address lines, 63 data width and low order address lines | D[7:0, D[15:0, A[1:0, A[2:1, D[15:8, Bit data is placed on lines | Intel CONTROLLERS 413808 User Manual | Page 548 / 824
Advertising