50 pm capability identifier register - pm_cap_id, 50pm capability identifier register - pm_cap_id, 51pm next item pointer register - pm_next_item_ptr – Intel CONTROLLERS 413808 User Manual

Page 337: 190 pm_capability identifier register - pm_cap_id, Address translation unit (pci express)—intel, Bit default description

Advertising

Intel

413808 and 413812 I/O Controllers in TPER Mode

October 2007

Developer’s Manual

Order Number: 317805-001US

337

Address Translation Unit (PCI Express)—Intel

413808 and 413812

3.17.50 PM Capability Identifier Register - PM_Cap_ID

The Capability Identifier Register bits adhere to the definitions in the PCI Local Bus

Specification, Revision 2.3. This register in the PCI Extended Capability header

identifies the type of Extended Capability contained in that header. In the case of the

4138xx, this is the PCI Express Link Power Management extended capability with an ID

of 01H as defined by the PCI Bus Power Management Interface Specification,

Revision 1.1.

3.17.51 PM Next Item Pointer Register - PM_Next_Item_Ptr

The Next Item Pointer Register bits adhere to the definitions in the PCI Local Bus

Specification, Revision 2.3. This register describes the location of the next item in the

function’s capability list. For the 4138xx, the next capability (MSI-X capability list) is

located at off-set B0H. Note that the PM_Next_Item_Ptr can be written by the

processor.

Table 190. PM_Capability Identifier Register - PM_Cap_ID

Bit

Default

Description

07:00

01H

Cap_Id

- This field with its’ 01H value identifies this item in the linked list of Extended Capability

Headers as being the PCI Power Management Registers.

PCI

IOP

Attributes

Attribute Legend:

RV = Reserved

PR = Preserved

RS = Read/Set

RW = Read/Write

RC = Read Clear

RO = Read Only

NA = Not Accessible

Internal Bus Address Offset

+098H

Table 191. PM Next Item Pointer Register - PM_Next_Item_Ptr

Bit