Sgpio unit—intel, Bit default description – Intel CONTROLLERS 413808 User Manual

Page 477

Advertising
background image

Intel

®

413808 and 413812 I/O Controllers in TPER Mode

October 2007

Developer’s Manual

Order Number: 317805-001US

477

SGPIO Unit—Intel

®

413808 and 413812

07:04

0000

2

Programmable Pattern A High Duration Time - This field is used to program the high duration time in

millisecond for pattern A.

Bits Duration (millisecond)

0000

2

125

0001

2

250

0010

2

375

0011

2

500

0100

2

625

0101

2

750

0110

2

875

0111

2

1000

1000

2

1125

10001

2

1250

1010

2

1375

1011

2

1500

1100

2

1625

1101

2

1750

1110

2

1875

1111

2

2000

03:00

0000

2

Programmable Pattern A Low Duration Time - This field is used to program the low duration time in

millisecond for pattern A.

Bits Duration (millisecond)

0000

2

125

0001

2

250

0010

2

375

0011

2

500

0100

2

625

0101

2

750

0110

2

875

0111

2

1000

1000

2

1125

10001

2

1250

1010

2

1375

1011

2

1500

1100

2

1625

1101

2

1750

1110

2

1875

1111

2

2000

Table 322. SGPIO Programmable Blink Register x - SGPBRx (Sheet 2 of 2)

Bit

Default

Description

Coprocessor

IOP

Attributes

Attributes

28

24

20

16

12

8

4

0

31

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rv

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

rw

na

SGPIO #

0

1

Intel XScale

®

processor internal bus address offset

+2604H

+2684H

Attribute Legend:

RV = Reserved

PR = Preserved

RS = Read/Set

RW = Read/Write

RC = Read Clear

RO = Read Only

NA = Not Accessible

Advertising