14 interrupt steering register 1 - intstr1, 14interrupt steering register 1 — intstr1, 396 interrupt steering register 1 — intstr1 – Intel CONTROLLERS 413808 User Manual

Page 600: 14 interrupt steering register 1 — intstr1

Advertising
background image

Intel

®

413808 and 413812—Interrupt Controller Unit

Intel

®

413808 and 413812 I/O Controllers in TPER Mode

Developer’s Manual

October 2007

600

Order Number: 317805-001US

10.7.14 Interrupt Steering Register 1 — INTSTR1

The Interrupt Steering Register 1 allows system designers to direct any of 32 internal

or external interrupt sources to either one of the two internal interrupt exceptions, FIQ

and IRQ.
When an interrupt is enabled with the INTCTL1 register, this register steers the

interrupt to an internal interrupt exception.

Table 396. Interrupt Steering Register 1 — INTSTR1 (Sheet 1 of 2)

Bit

Default

Description

31

0

2

Reserved.

30

0

2

Messaging Unit Error Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

29:28

0

2

Reserved.

27

0

2

Reserved.

26

0

2

Reserved.

25

0

2

Reserved.

24

0

2

Reserved.

23

0

2

ATU Error Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

22

0

2

ATU Configuration Register Update Interrupt

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

21

0

2

Peripheral Bus Interface Unit Error Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

20

0

2

UART 1 Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

19

0

2

UART 0 Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

18:08

0000H

Reserved.

07

0

2

XINT15#

Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

06

0

2

XINT14#

Interrupt Steering

0 = Interrupt Directed to Internal IRQ

1 = Interrupt Directed to Internal FIQ

Memory

Coprocessor

Attributes

Attributes

28

24

20

16

12

8

4

0

31

rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw

na na na na na na na na na na na na na na na na na na na na na na na na na na na na na na na na

Attribute Legend:

RV = Reserved

PR = Preserved

RS = Read/Set

RW = Read/Write

RC = Read Clear

RO = Read Only

NA = Not Accessible

Intel XScale

®

processor Coprocessor

address

CP6, Page 5, Register 1

Advertising