5 pci express interface events, Table 501. pci express interface summary, 501 pci express interface summary – Intel CONTROLLERS 413808 User Manual

Page 760: The pci interface events apply to the atu-e unit

Advertising
background image

Intel

®

413808 and 413812—PMON Unit

Intel

®

413808 and 413812 I/O Controllers in TPER Mode

Developer’s Manual

October 2007

760

Order Number: 317805-001US

16.5.7.5 PCI Express Interface Events

The PCI Interface Events apply to the ATU-E unit.

Table 501. PCI Express Interface Summary

Event

Selection

Code

Event

SRC Type Comment

700-70F

Reserved

710

Total TLPs Transmitted

N

O

Transaction Layer Packets

711

Total TLPs Received

N

O

The link layer put a TLP into the upstream

transaction layer queues. This includes

TLPs that fail CRC, or are malformed

packets that eventually get dropped.

712

Total DLLPs Transmitted

N

O

Data Link Layer Packets Transmitted,

including Flow Control Updates

713

Total DLLPs Received

N

O

Data Link Layer Packets Received

including Flow Control Updates

714 - 71F

Reserved

720

Inbound Data Transferred

N

OD

721

Inbound Mem Read Request

N

O

Number of commands, not amount of

data

722

Inbound Mem Write Request

N

O

Number of commands, not amount of

data

723 - 73F

Reserved

740

Outbound Data Transferred

N

OD

741

Outbound Read Requests

N

O

Includes I/O, memory and config

outbound reads

742

Outbound Write Requests

N

O

Includes I/O, memory and config

outbound writes

743 -74F

Reserved

750

Correctable Error Message

Received

N

O

751

Non-Fatal Error Message

Received

N

O

752

Fatal Error Message Received

N

O

753 - 78F

Reserved

790

Correctable Error Detected

N

O

791

Non-Fatal Error Detected

N

O

792

Fatal Error Detected

N

O

793 - 7FF

Reserved

Advertising