Intel CONTROLLERS 413808 - Manual (Page 676)

Intel ® 413808 and 413812—UARTs
Intel ® 413808 and 413812 I/O Controllers in TPER Mode
Developer’s Manual October 2007
676 Order Number: 317805-001US
13.4.6 UART x Line Control Register
In the Line Control Register, the system programmer specifies the format of the
asynchronous data communications exchange. The serial data format consists of a start
bit (logic 0), five to eight data bits, an optional parity bit, and one or two stop bits
(logic 1). The LCR has bits for accessing the Divisor Latch registers and causing a Break
condition. The programmer can also read the contents of the Line Control Register. The
read capability simplifies system programming and eliminates the need for separate
storage in system memory.
Table 453. UART x Line Control Register - (UxLCR) (Sheet 1 of 2)
Bit Default Description
31:8 00 0000h Reserved
7 0
2
Divisor Latch register Access Bit (DLAB): This bit must be set (1) to access the
Divisor Latches of the Baud Rate Generator during a READ or WRITE operation. It
must be clear (0) to access the Receiver Buffer, the Transmit-Holding Register, or
the Interrupt-Enable Register. This bit does not have to be set when using autobaud.
0 = access Transmit Holding register (THR), Receive Buffer Register (RBR) and
Interrupt Enable Register.
1 = access Divisor Latch Registers (DLL and DLH).
6 0
2
Set break (SB): Causes a Break condition to the receiving UART. When SB is set
(1), the serial output (TXD) is forced to the spacing (logic 0) state and remains there
until SB is clear (0). This bit acts only on the TXD pin and has no effect on the
transmitter logic.
In FIFO mode, wait for the transmitter to be idle (TEMT=1) to set and clear the break
bit.
0 = no effect on TXD output.
1 = forces TXD output to 0 (space).
5 0
2
Sticky Parity (STKYP): Can be used in multiprocessor communications. When PEN
and STKYP are set (1), the bit that is transmitted in the parity bit location (the bit just
before the stop bit) is the complement of the EPS bit. When EPS is 0, then the bit at
the parity bit location is transmitted as a 1. In the receiver, when STKYP and PEN
are 1, then the receiver compares the bit that is received in the parity bit location with
the complement of the EPS bit. When the values being compared are not equal, the
receiver sets the Parity Error bit in LSR and causes an error interrupt when line
status interrupts were enabled. For example, when EPS is 0, the receiver expects
the bit received at the parity bit location to be 1. When it is not, then the parity error
bit is set. By forcing the bit value at the parity bit location, rather than calculating a
parity value, a system with a master transmitter and multiple receivers can identify
some transmitted characters as receiver addresses and the rest of the characters as
data. When PEN = 0, STKYP is ignored.
0 = no effect on parity bit.
1 = Forces parity bit to be opposite of EPS bit value.
P
C
I
IO
P
A
tt
ri
b
u
te
s
A
tt
ri
b
u
te
s
28 24 20 16 12 8 4 0 31
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rv
na
rw
na
rw
na
rw
na
rw
na
rw
na
rw
na
rw
na
rw
na
Unit #
01
Intel XScale ® Core internal bus address
+230CH (DLAB=x)
+234CH (DLAB=x)
Attribute Legend:
RV = Reserved
PR = Preserved
RS = Read/Set
RW = Read/Write
RC = Read Clear
RO = Read Only
NA = Not Accessible